US 2012/0056770 A1Published application

Successive approximation register-analog digital converter and receiver

AssigneeKabushiki Kaisha Toshiba

InventorsMai ARAKI, Masanori Furuta

Life of this patent

Estimating the term…

Loading patent…

Abstract

An SAR-ADC includes input and reference terminals, first and second capacitor sets, a dummy capacitor, a comparator, a switch, and a logic. The first and second capacitor sets include first and second capacitors, respectively. The first capacitor has a first capacitance. The second capacitor has a second capacitance. The dummy capacitor has a third capacitance. The comparator compares an output voltage with a ground voltage and outputs a digital output code in accordance with a difference between the output and ground voltages. The switch is connected among the first capacitors of the first and second capacitor sets, and the reference terminal. The logic turns the switch based on the digital output code. The input terminal is located between the first and second capacitors of the first capacitor set. The second capacitor of the first capacitor set is located between the first and second capacitors of the second capacitor set.

Claims9

Dependent claims

A successive approximation register-analog digital converter comprising:

an input terminal to which an input voltage is applied;
a reference terminal to which a reference voltage is applied;
a first capacitor set comprising a first capacitor and a second capacitor, the first capacitor having a first capacitance, the second capacitor having a second capacitance being double a sum of the first capacitance and a parasitic capacitance being parasitic in the first capacitor set;
a second capacitor set comprising the first capacitor and the second capacitor;
a dummy capacitor having a third capacitance being less than the second capacitance and located between the second capacitor of the second capacitor set and a ground;
a comparator configured to compare an output voltage corresponding to charges charged in the first capacitor of the first capacitor set and the second capacitor of the first capacitor set with a ground voltage, and output a digital output code in accordance with a difference between the output voltage and the ground voltage;
a switch connected among the first capacitor of the first capacitor set, the first capacitor of the second capacitor set, and the reference terminal;
and
a logic circuit configured to turn the switch based on the digital output code to control the output voltage,
wherein the input terminal is located between the first capacitor of the first capacitor set and the second capacitor of the first capacitor set, and
the second capacitor of the first capacitor set is located between the first capacitor of the second capacitor set and the second capacitor of the second capacitor set.

8 more elements

A receiver comprising:

an input terminal to which an input voltage is applied;
a reference terminal to which a reference voltage is applied;
a first capacitor set comprising a first capacitor and a second capacitor, the first capacitor having a first capacitance, the second capacitor having a second capacitance being double a sum of the first capacitance and a parasitic capacitance being parasitic in the first capacitor set;
a second capacitor set comprising the first capacitor and the second capacitor;
a dummy capacitor having a third capacitance being less than the second capacitance and located between the second capacitor of the second capacitor set and a ground;
a comparator configured to compare an output voltage corresponding to charges charged in the first capacitor of the first capacitor set and the second capacitor of the first capacitor set with a ground voltage, and output a digital output code in accordance with a difference between the output voltage and the ground voltage;
a switch connected among the first capacitor of the first capacitor set, the first capacitor of the second capacitor set, and the reference terminal;
and
a logic circuit configured to turn the switch based on the digital output code to control the output voltage;
and
a digital correction circuit configured to correct the digital output code,
wherein the input terminal is located between the first capacitor of the first capacitor set and the second capacitor of the first capacitor set, and
the second capacitor of the first capacitor set is located between the first capacitor of the second capacitor set and the second capacitor of the second capacitor set.

10 more elements

Dependencies are inferred from the claim text.