Hybrid orientation accumulation mode gaa cmosfet
AssigneeShanghai Institute of Microsystem and Infomation Technology Chinese Academy
InventorsDeyuan Xiao, Xi Wang, Miao Zhang, Jing Chen, Zhong Ying Xue
Life of this patent
Estimating the term…
Loading patent…
AssigneeShanghai Institute of Microsystem and Infomation Technology Chinese Academy
InventorsDeyuan Xiao, Xi Wang, Miao Zhang, Jing Chen, Zhong Ying Xue
Estimating the term…
A hybrid orientation accumulation mode GAA (Gate-All-Around) CMOSFET includes a PMOS region having a first channel, an NMOS region having a second channel and a gate region. The first channel and the second channel have a racetrack-shaped cross section and are formed of p-type Si(110) and n-type Si(100), respectively; the surfaces of the first channel and the second channel are substantially surrounded by the gate region; a buried oxide layer is disposed between the PMOS region and the NMOS region and between the PMOS or NMOS region and the Si substrate to isolate them from one another. The device structure according to the prevent invention is quite simple, compact and highly integrated. In an accumulation mode, current flows through the overall racetrack-shaped channel. The disclosed device results in high carrier mobility. Meanwhile polysilicon gate depletion and short channel effects are prevented, and threshold voltage is increased.
A hybrid orientation accumulation mode GAA (Gate-All-Around) CMOSFET (Complementary Metal Oxide Semiconductor Field Effect Transistor) comprising a semiconductor substrate, a PMOS region having a first channel, an NMOS region having a second channel, and a gate region, wherein the NMOS region is disposed above the semiconductor substrate, and the PMOS region is disposed above the NMOS region;
A hybrid orientation accumulation mode GAA (Gate-All-Around) CMOSFET (Complementary Metal Oxide Semiconductor Field Effect Transistor) comprising a semiconductor substrate, a PMOS region having a first channel and disposed above the semiconductor substrate, an NMOS region having a second channel and disposed above the PMOS region, and a gate region, wherein the NMOS region and the PMOS region each includes a source region and a drain region located at the two opposite ends of the channel thereof, wherein,
Dependencies are inferred from the claim text.