Circuit operation verification system and verification environment creation method
AssigneeRenesas Electronics Corporation
InventorMitsunori Suwa
Life of this patent
Estimating the term…
Abstract
A circuit operation verification system has: a computer; a programmable logic device in which a device under test is configured; and a test bench section configured to perform operation verification of the device under test. The test bench section has: a software section that is implemented by the computer executing software; and a hardware section configured in the programmable logic device together with the device under test. The hardware section has a hardware function that generates a test pattern and inputs the test pattern to the device under test to perform the operation verification. The hardware function is controllable by changing a control parameter, and the software section variably sets the control parameter.
Claims6
A circuit operation verification system comprising:
- a computer;
- a programmable logic device in which a device under test is configured;
- and
- a test bench section configured to perform operation verification of said device under test,
- wherein said test bench section comprises:
- a software section that is implemented by said computer executing software;
- and
- a hardware section configured in said programmable logic device together with said device under test,
- wherein said hardware section has a hardware function that generates a test pattern and inputs said test pattern to said device under test to perform said operation verification,
- said hardware function is controllable by changing a control parameter, and
- said software section variably sets said control parameter.
A verification environment creation method for creating an environment for operation verification of a device under test,
- said verification environment creation method comprising:
- reading a scenario data indicating a scenario of said operation verification from a memory device,
- wherein said scenario is described in a programming language and includes a function representing contents of said operation verification, and
- said function and associated hardware are defined in a database;
- analyzing said scenario while referring to said database to divide functions of said operation verification into a software function implemented by software and a hardware function implemented by a hardware,
- wherein said hardware function generates a test pattern and inputs said test pattern to said device under test to perform said operation verification,
- said hardware function is controllable by changing a control parameter, and
- said software function variably sets said control parameter;
- generating a software execution data that is executed by a computer to provide said software function;
- and
- generating a configuration data that configures said hardware function and said device under test in a programmable logic device.
A circuit operation verification method for performing operation verification of a device under test,
- said circuit operation verification method comprising:
- reading a scenario data indicating a scenario of said operation verification from a memory device,
- wherein said scenario is described in a programming language and includes a function representing contents of said operation verification, and
- said function and associated hardware are defined in a database;
- analyzing said scenario while referring to said database to divide functions of said operation verification into a software function implemented by software and a hardware function implemented by a hardware,
- wherein said hardware function generates a test pattern and inputs said test pattern to said device under test to perform said operation verification,
- said hardware function is controllable by changing a control parameter, and
- said software function variably sets said control parameter;
- generating a software execution data that is executed by a computer to provide said software function;
- generating a configuration data that configures said hardware function and said device under test in a programmable logic device;
- supplying said configuration data to said programmable logic device to configure said device under test and said hardware function in said programmable logic device;
- operating said programmable logic device;
- and
- executing, by said computer, said software execution data to variably set said control parameter.
Dependencies are inferred from the claim text.