Scheduling memory access requests using predicted memory timing and state information
AssigneeFreescale Semiconductor, Inc.
InventorsKun Xu, David B. Kramer
Life of this patent
Estimating the term…
Loading patent…
AssigneeFreescale Semiconductor, Inc.
InventorsKun Xu, David B. Kramer
Estimating the term…
A data processing system employs an improved arbitration process in selecting pending memory access requests received from the one or more processor cores for servicing by the memory. The arbitration process uses memory timing and state information pertaining both to memory access requests already submitted to the memory for servicing and to the pending memory access requests which have not yet been selected for servicing by the memory. The memory timing and state information may be predicted memory timing and state information; that is, the component of the data processing system that implements the improved scheduling algorithm may not be able to determine the exact point in time at which a memory controller initiates a memory access for a corresponding memory access request and thus the component maintains information that estimates or otherwise predicts the particular state of the memory at any given time.
In a data processing system comprising one or more processor cores coupled to a memory, a method comprising:
In a data processing system comprising one or more processor cores coupled to a memory, a method comprising:
A data processing system comprising:
Dependencies are inferred from the claim text.