Translation block invalidation prehints in emulation of a target system on a host system
AssigneeSony Computer Entertainment Inc.
InventorsStewart Sargaison, Victor Suba
Life of this patent
Estimating the term…
Loading patent…
AssigneeSony Computer Entertainment Inc.
InventorsStewart Sargaison, Victor Suba
Estimating the term…
In emulation of a target system on a host system one or more blocks of target system code may be translated with the host system to produce one or more corresponding blocks of translated code. Translating the target system code may include linking two or more blocks of translated code together to form a chain such that a look-up in a first translated block in the chain will directly branch to a second translated block. The target system code may be analyzed for the presence of one or more native target system instructions indicating modification of the target system code during execution. If such native target system instructions are present some or all of the blocks of translated code may be marked potentially invalid. The one or more blocks marked as potentially invalid may be re-translated and one or more instructions in the blocks of translated code may be overridden without undoing the chain.
In emulation of a target system on a host system in which one or more components of the target system are emulated by translation of target system code, a method for invalidating blocks of translated code, the method comprising:
A host system for emulation of a target system, comprising:
A non-transitory computer readable medium having embodied therein computer readable instructions for implementing a method for emulation of a target system on a host system, the method comprising:
Dependencies are inferred from the claim text.