Semiconductor Memory Device and Manufacturing Method of the Same
AssigneeRenesas Electronics Corporation
InventorsTomoyuki Ishii, Yoshitaka Sasago, Hideaki Kurata, Toshiyuki Mine
Life of this patent
Estimating the term…
Loading patent…
AssigneeRenesas Electronics Corporation
InventorsTomoyuki Ishii, Yoshitaka Sasago, Hideaki Kurata, Toshiyuki Mine
Estimating the term…
The invention provides a voltage applying structure having a reduced area penalty with respect to a data line. A wiring forming a global data line and a local data line formed in a p-type well region are connected via a select transistor. Two select lines are formed on a gate electrode of the select transistor. One select line is electrically connected to the gate electrode of the select transistor, however, the other select line is not connected to the select transistor. That is, an insulator film is formed between the select line and the gate electrode. As mentioned above, two select lines shorter than a gate length are provided on one select transistor. The select line is structured such as to be connected to the other select transistor.
1-14. (canceled)
A semiconductor device comprising:
Dependencies are inferred from the claim text.