Back to results
US 2011/0219248 A1Published application
Power-down method for system having volatile memory devices
AssigneeSamsung Electronics Co., Ltd.
InventorsBeom-Sig Cho, Tae-Sik Son
Life of this patent
Estimating the term…
Abstract
A power-down method for a system including a plurality of volatile memory devices is disclosed. The method includes providing some of the plurality of volatile memory devices or some memory regions of the volatile memory devices to operate in a self-refresh mode, thereby increasing a rebooting operation speed and reducing power consumption.
Claims20
A power-down method for a system including a plurality of volatile memory devices, the method comprising:
- analyzing initialization data when a power-down mode command is applied;
- selecting a volatile memory device out of the plurality of volatile memory devices to store the initialization data, and storing the initialization data in the selected volatile memory device;
- and
- setting the selected volatile memory device to a first mode, and setting unselected volatile memory devices to a second mode in which power consumption is less than in the first mode.
1 more element
A system, comprising:
- at least one processor;
- a plurality of volatile memory devices;
- and
- a memory controller configured to transmit data between the at least one processor and the plurality of volatile memory devices,
- wherein when a power-down mode command is applied, the memory controller analyzes initialization data, selects a volatile memory device out of the plurality of volatile memory devices to store the initialization data, causes the initialization data to be stored in the selected memory device, sets the selected volatile memory device to a first mode, and sets unselected volatile memory devices to a second mode in which power consumption is less than in the first mode.
2 more elements
A system comprising:
- at least one processor;
- a plurality of volatile memory devices, each of the plurality of volatile memory devices comprises a plurality of banks;
- and
- a memory controller configured to transmit data between the at least one processor and the plurality of volatile memory devices,
- wherein the memory controller is configured such that when a power-down mode command is applied, the memory controller analyzes initialization data, selects at least one of the banks of each of the volatile memory devices for storing the initialization data, stores the initialization data in the selected at least one bank, sets the selected at least one bank to a first mode, and sets unselected banks to a second mode in which power consumption is less than in the first mode.
2 more elements
Dependencies are inferred from the claim text.