Semiconductor device including a superlattice and dopant diffusion retarding implants and related methods
AssigneeMears Technologies, Inc.
InventorKALIPATNAM RAO
Life of this patent
Estimating the term…
Loading patent…
AssigneeMears Technologies, Inc.
InventorKALIPATNAM RAO
Estimating the term…
A semiconductor device may include a substrate and at least one MOSFET adjacent the substrate. The MOSFET may include a superlattice channel including a plurality of stacked groups of layers, a source and a drain adjacent the superlattice channel, and a gate adjacent the superlattice channel. Each group of layers of the superlattice channel may include a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. A first dopant may be in at least one region adjacent at least one of the source and drain, and a second dopant may also be in the at least one region. The second dopant may be different than the first dopant and reduce diffusion thereof.
A semiconductor device comprising:
A method for making a semiconductor device comprising:
Dependencies are inferred from the claim text.