Stackable Form-Factor Peripheral Component Interconnect Device and Assembly
AssigneeU.S.A. as represented by the Administrator of the National Aeronautics and Space Adm.
InventorsKevin M. Somervill, Tak-kwong Ng, Wilfredo Torres-Pomales, Mayhar R. Malekpour
Life of this patent
Estimating the term…
Abstract
A stackable form-factor Peripheral Component Interconnect (PCI) device can be configured as a host controller or a master/target for use on a PCI assembly. PCI device may comprise a multiple-input switch coupled to a PCI bus, a multiplexor coupled to the switch, and a reconfigurable device coupled to one of the switch and multiplexor. The PCI device is configured to support functionality from power-up, and either control function or add-in card function.
Claims14
A stackable form-factor Peripheral Component Interconnect (PCI) device, comprising:
- a multiple-input switch adapted to be coupled to a PCI bus;
- a multiplexor coupled to said switch;
- a reconfigurable device coupled to one of said switch and said multiplexor;
- wherein when said reconfigurable device is configured as a PCI host controller generating clock signals time-skewed in correspondence with known locations on the PCI bus, said reconfigurable device provides said clock signals to said switch wherein said clock signals are driven onto the PCI bus;
- and
- wherein when said reconfigurable device is configured as at least one of a PCI master device and a PCI target device, said switch (i) receives said clock signals from the PCI bus at one of said known locations corresponding to said at least one of a PCI master device and a PCI target device, and (ii) provides said clock signals so-received to said multiplexor wherein one of said clock signals is selected by said multiplexor for presentation to said at least one of a PCI master device and a PCI target device.
A stackable form-factor Peripheral Component Interconnect (PCI) device, comprising:
- a PCI bus,
- a multiple-input 2:1 switch coupled to said PCI bus;
- a 4:1 multiplexor coupled to said switch;
- a reconfigurable device coupled to one of said switch and said multiplexor;
- wherein when said reconfigurable device is configured as a PCI host controller generating clock signals time-skewed in correspondence with known locations on the PCI bus, said reconfigurable device provides said clock signals to said switch wherein said clock signals are driven onto the PCI bus;
- and
- wherein, when said reconfigurable device is configured as at least one of a PCI master device and a PCI target device, said switch (i) receives said clock signals from the PCI bus at one of said known locations corresponding to said at least one of a PCI master device and a PCI target device, and (ii) provides said clock signals so-received to said multiplexor wherein one of said clock signals is selected by said multiplexor for presentation to said at least one of a PCI master device and a PCI target device.
A stackable form-factor Peripheral Component Interconnect (PCI) assembly comprising:
- a PCI bus,
- a plurality of PCI devices coupled to said PCI bus, each of said PCI devices comprising:
- a multiple-input switch coupled to said PCI bus;
- a multiplexor coupled to said switch;
- a reconfigurable device coupled to one of said switch and said multiplexor;
- wherein, when said reconfigurable device is configured as a PCI host controller generating clock signals time-skewed in correspondence with known locations on said PCI bus, said reconfigurable device provides said clock signals to said switch wherein said clock signals are driven onto said PCI bus;
- and
- wherein, when said reconfigurable device is configured as at least one of a PCI master device and a PCI target device, said switch (i) receives said clock signals from the PCI bus at one of said known locations corresponding to said at least one of a PCI master device and a PCI target device, and (ii) provides said clock signals so-received to said multiplexor wherein one of said clock signals is selected by said multiplexor for presentation to said at least one of a PCI master device and a PCI target device.
Dependencies are inferred from the claim text.