Memory device and associated main word line and word line driving circuit
AssigneeElite Semiconductor Memory Technology Inc.
InventorMIN CHUNG CHOU
Life of this patent
Estimating the term…
Abstract
A main word line driving circuit for driving word lines in a memory device comprises first and second level shifting units and an inverting unit. The first level shifting unit is configured to convert a decode signal into a first operative signal, and the second level shifting unit is configured to convert the decode signal into a second operative signal. The inverting unit is configured to receive the first and second operative signals. A supply voltage of the first level shifting unit is selectively switched to a first bias voltage when the plurality of word lines are selected or partially selected and switched the output voltage to a second bias voltage when the plurality of word lines are deselected.
Claims9
A main word line driving circuit for driving word lines in a memory device, comprising:
- a first level shifting unit configured to convert a decode signal into a first operative signal;
- a second level shifting unit configured to convert the decode signal into a second operative signal;
- and
- an inverting unit configured to receive the first and second operative signals for driving the word lines;
- wherein a supply voltage of the first level shifting unit is selectively switched to a first bias voltage when the word lines in the memory device are selected or partially selected and switched to a second bias voltage when the word lines in the memory device are deselected.
A word line driving circuit for driving word lines in a memory device, comprising:
- a sub-word line driving circuit configured to convert an output signal of a main word line driving circuit into a driving signal for the word line in response to first and second activation signals;
- and
- the main word line driving circuit, comprising:
- a first level shifting unit configured to convert a decode signal into a first operative signal;
- a second level shifting unit configured to convert the decode signal into a second operative signal;
- and
- an inverting unit configured to receive the first and second operative signals and then generating the output signal to the sub-word line driving circuit;
- wherein a supply voltage of the first level shifting unit is selectively switched to a first bias voltage when the word lines in the memory device are selected or partially selected and switched to a second bias voltage when the word lines in the memory device are deselected.
A memory device, comprising:
- a plurality of memory cells;
- a plurality of word lines connected to the plurality of memory cells;
- a plurality of sub-word line driving circuits connected to the plurality of word lines;
- a multiplexer configured for selectively switching an output voltage to a first bias voltage when the plurality of word lines are selected or partially selected and switching the output voltage to a second bias voltage when the plurality of word lines are deselected;
- and
- a plurality of main word line driving circuits, wherein the main word line driving circuit comprises:
- a first level shifting unit configured to receive the output voltage of the multiplexer and to convert a decode signal into a first operative signal;
- a second level shifting unit configured to convert the decode signal into a second operative signal;
- and
- an inverting unit configured to receive the first and second operative signals and then generating an output signal to the sub-word line driving circuit.
Dependencies are inferred from the claim text.