Vertical Transistor and Method of Enabling a Vertical Transistor to Generate an Alternating Current Output
AssigneeI-Shou University
InventorYue-Min Wan
Life of this patent
Estimating the term…
Loading patent…
AssigneeI-Shou University
InventorYue-Min Wan
Estimating the term…
A vertical transistor includes a gate isolating layer flanking a stack of a source layer, a resilient active unit and a drain layer, and a gate layer formed on the gate isolating layer. The active unit includes an active layer formed between first and second barrier layers each having a thickness ranging from 4 nm to 40 nm. When an input voltage including a DC component and a ripple component is applied to the source layer, the active unit periodically vibrates as a result of the ripple component of the input voltage such that an induced AC current is generated based on a control voltage applied to the gate layer to flow to the drain layer. The induced AC current flowing to the drain layer serves as an AC output generated by the vertical transistor based on the input voltage. A method of enabling a vertical transistor to generate an AC output is also disclosed.
A vertical transistor capable of generating an alternating current (AC) output based on an input voltage that includes a direct current (DC) component and a ripple component, said vertical transistor comprising:
A method of enabling a vertical transistor to generate an alternating current (AC) output, the vertical transistor including a stack of a source layer, a resilient active unit and a drain layer, a gate isolating layer flanking the stack of the source layer, the drain layer and the active unit, and a gate layer formed on the gate isolating layer and opposite to the stack of the source layer, the active unit and the drain layer, said method comprising the steps of:
Dependencies are inferred from the claim text.