Video Processing System and Method with Dynamic Tag Architecture
AssigneeNVIDIA Corporation
InventorCarl J. Ruggiero
Life of this patent
Estimating the term…
Abstract
A method of processing digital video signals, comprising: receiving input pixels to be processed; performing multiple processing operations on the input pixels, where the multiple processing operations are performed during a time interval determined in part by a desired video output rate; and performing a classification analysis at an intermediate time during the time interval, the classification analysis yielding tag data that is used to dynamically vary one or more of the multiple processing operations, and where the tag data is generated on a per-pixel basis to enable pixel by pixel variation of the multiple processing operations.
Claims23
1-22. (canceled)
A method of processing digital video signals, comprising:
- receiving input pixels to be processed;
- performing multiple processing operations on the input pixels, where the multiple processing operations are performed during a time interval determined in part by a desired video output rate;
- and
- performing a classification analysis at an intermediate time during the time interval, the classification analysis yielding tag data that is used to dynamically vary one or more of the multiple processing operations, and where the tag data is generated on a per-pixel basis to enable pixel by pixel variation of the multiple processing operations.
A method of processing video data, comprising:
- receiving input pixels to be processed;
- performing multiple processing operations on the input pixels, where the multiple processing operations are performed during a time interval determined in part by a desired video output rate;
- and
- repeatedly performing a classification analysis during the time interval as the input pixels are changed by the multiple processing operations, where results of the repeated analyses are used to dynamically vary one or more of the multiple processing operations.
41-44. (canceled)
An integrated circuit, comprising:
- logic circuitry instantiated in silicon, the logic circuitry being configured to:
- receive input pixels to be processed;
- perform multiple processing operations on the input pixels, where the multiple processing operations are performed during a time interval determined in part by a desired video output rate;
- and
- repeatedly perform a classification analysis during the time interval as pixels are changed by the multiple processing operations, where results of the repeated analyses are used to dynamically vary one or more of the multiple processing operations.
47-77. (canceled)
Dependencies are inferred from the claim text.