Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsWoogeun Rhee, Xueyi Yu, Joon-Young Park, Zhihua Wang
Estimating the term…
A delay locked loop and method and electronic device including the delay locked loop are provided. In one embodiment, the delay locked loop includes a first delay locked loop and a second delay locked loop. The first delay locked loop receives a data signal and a plurality of first clock signals, generates a plurality of second clock signals based on interpolation on the plurality of first clock signals, selects and outputs one of the second clock signals from among the plurality of second clock signals based on a locking operation on the plurality of second clock signals and the data signal, and generates a plurality of phase resolution control signals. The second delay locked loop receives the data signal, the selected second clock signal, and the plurality of phase resolution control signals, generates a plurality of third clock signals having variable phase resolution based on the selected second clock signal and at least one of the plurality of phase resolution control signals, and performs a locking operation on the plurality of third clock signals and the data signal.
A delay locked loop comprising:
A method of performing delay locking on a first input signal and a second input signal, the method including:
An electronic device comprising:
Dependencies are inferred from the claim text.