Concurrent intersymbol interference encoding in a solid state memory
AssigneeSeagate Technology LLC
InventorsJonathan Williams Haines, Timothy Richard Feldman
Life of this patent
Estimating the term…
Abstract
Methods and devices are provided for concurrent intersymbol interference encoding in a solid state memory. In an illustrative embodiment, a write data signal is received as input to a processing component. A channel-effect-corrected encoding of the write data signal is produced, where the channel-effect-corrected encoding is based on the write data signal and a channel effect factor that models concurrent intersymbol interference of the write data signal in a target data storage component in communicative connection with the processing component. An output signal based on the channel-effect-corrected encoding of the write data signal is produced from the processing component.
Claims20
A method comprising:
- receiving a write data signal as input to a processing component;
- producing a channel-effect-corrected encoding of the write data signal based on the write data signal and a channel effect factor that models concurrent intersymbol interference of the write data signal in a target data storage component in communicative connection with the processing component;
- and
- producing, from the processing component, an output signal based on the channel-effect-corrected encoding of the write data signal.
A controller comprising:
- a processor;
- and
- one or more input/output channels communicatively connected to the processor;
- in which the controller is operatively configured to receive a write data signal, provide a channel effect factor that models concurrent intersymbol interference of the write data signal in a target data storage component, provide a channel-effect-corrected encoding of the write data signal based on the write data signal and the channel effect factor, and provide an output signal based on the channel-effect-corrected encoding of the write data signal.
A data storage device comprising:
- a programming controller;
- a data storage array, in communicative connection with the programming controller, the data storage array comprising a plurality of programming pages that have a linear intersymbol interference response for data write operations;
- and
- a channel, in communicative connection between the programming controller and the data storage array;
- in which the programming controller is configured to:
- provide a discrete linear transform of write data received for writing to the data storage array, and an inverted discrete linear transform of an intersymbol interference factor of the write data being concurrently written to a target programming page in the data storage array;
- multiply the discrete linear transform of the write data and the inverted discrete linear transform of the intersymbol interference factor, and provide the result as a concurrent-intersymbol-interference-corrected write data transform;
- provide a concurrent-intersymbol-interference-corrected write data signal comprising an inverse discrete linear transform of the concurrent-intersymbol-interference-corrected write data transform;
- and
- write the concurrent-intersymbol-interference-corrected write data signal to the target programming page.
Dependencies are inferred from the claim text.