Manufacturing method for semiconductor device
AssigneeNitto Denko Corporation
InventorsNaoko YOSHIDA, Takashi ODA, Shigenori MORITA
Life of this patent
Estimating the term…
Loading patent…
AssigneeNitto Denko Corporation
InventorsNaoko YOSHIDA, Takashi ODA, Shigenori MORITA
Estimating the term…
A wiring circuit layer 2 having at least a wiring part and an insulating part, whose top and bottom surfaces (20A, 20B) is adhesive surfaces, is formed on a metal support substrate 1 in a way such that the layer 2 can be peeled from the substrate 1. Exposed in the first adhesive surface 20A of the wiring circuit layer 2 is a first connecting conductor part 21, which is connectable with an electrode 31 of a first semiconductor element 3 in a wafer state. After the wiring circuit layer 2 is laminated on and connected to the element 3, the metal support substrate 1 is peeled from the wiring circuit layer 2 to yield a semiconductor device 4. Another element may be connected to the other adhesive surface 20B exposed upon the peeling.
A manufacturing method for a semiconductor device having a laminated structure wherein a first semiconductor element is laminated and connected to at least one of both main surfaces of a wiring circuit layer, the wiring circuit layer comprising at least a wiring part and an insulating part, wherein;
Dependencies are inferred from the claim text.