# US 2010/0164579 A1 · Low cost ultra versatile mixed signal controller circuit

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 2010/0164579 A1
- Document ID: US20100164579A1
- Status: Published application
- Kind: A1
- Application number: 12/619,548
- Filed: 2009-11-16
- Published: 2010-07-01
- Earliest claimed: 2008-11-14
- Inventors: Beniamin Acatrinei
- Web page: https://patentgrep.com/patent/US20100164579A1

## CPC

- H03K 7/08: Duration or width modulation {; Duty cycle modulation}
- H02M 1/4208: {Arrangements for improving power factor of AC input}
- H02M 3/156: with automatic control of output voltage or current, e.g. switching regulators
- Y02B 70/10: Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
- H03K: PULSE TECHNIQUE (measuring pulse characteristics G01R; modulating sinusoidal oscillations with pulses H03C; transmission of digital information H04L; discriminator circuits detecting phase difference between two signals by counting or integrating cycles of oscillation H03D3/04; automatic control, starting, synchronisation or stabilisation of generators of electronic oscillations or pulses where the type of generator is irrelevant or unspecified H03L; coding, decoding or code conversion, in general H03M)
- H02M: APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF (transformers H01F; dynamo-electric converters H02K47/00; controlling transformers, reactors or choke coils, control or regulation of electric motors, generators or dynamo-electric converters H02P)
- Y02B: CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS

## Abstract

A low-cost ultra-versatile pulse width modulation (PWM)-timer controller system to control automations, AC-DC, DC-DC and power factor correction converter circuits comprising an under-voltage lock-out circuit, a voltage gap reference circuit, a driver circuit, a PWM logic circuit that allows for fixed or variable frequency having synchronization inputs and outputs, an oscillator circuit that generates a voltage ramp signal, a set signal and a synchronization signal, a voltage ramp buffer circuit that allows for voltage and current mode operations having synchronization inputs and outputs, a current spike filter circuit having synchronization inputs and outputs, an error amplifier circuit, a voltage limiter circuit, a PWM comparator circuit that generates a reset signal having synchronization inputs and outputs, a soft start circuit that controls, simultaneously, the error amplifier sensing input and output terminals having synchronization inputs and outputs, and a master synchronization system synchronizing all circuits that generate, buffer or receive voltage ramp, set and reset signals for the reset signal to switch, safely, to a LOW state before the set signal and the PWM logic circuit to deliver square wave pulses signals having any duty cycle ratio between 1% and 100% to the driver circuit.

## Claims

### Claim 1

A pulse width modulation controller system for control of automation circuits, AC-DC, DC-DC and power factor correction converter circuits comprising:
an under-voltage lock-out circuit for internally supplying power to the controller system only when an external supply voltage reaches a pre-established voltage amount and shutting down the controller system's internal supply when the external supply voltage decreases down to an amount lower than another pre-established limit;
a voltage-gap reference circuit for providing precise and stable supply voltages to circuits of the controller system;
a driver circuit for generating square wave pulses for driving external buffers;
an oscillator circuit for generating a voltage ramp signal for voltage mode applications, a set signal for validating each pulse of the driver circuit, and a synchronization signal for compensating delays introduced by other circuits of the controller system;
a voltage ramp buffer circuit for buffering the voltage ramp signal having a synchronization input and an input/output circuit that allows for both voltage mode and current mode operations;
a current spike filter circuit for eliminating current spikes included in current feedback signals, having synchronization inputs and outputs;
an error amplifier circuit for sensing voltage signals having an amplitude higher than a pre-established limit;
a voltage limiter circuit for limiting an output voltage from the error amplifier down to a pre-established limit;
a PWM comparator circuit for comparing the voltage ramp signal with the signal outputted by the error amplifier and to generate a reset signal, having synchronization inputs and outputs;
a PWM logic circuit for processing the set and reset signals and for prohibiting more than one output pulse of the driver circuit per one oscillator cycle that allows for fixed or variable frequency operation, having synchronization inputs and outputs;
a soft start circuit for forcing the driver circuit output signal's duty cycle to increase smoothly at each when the controller system is connected to a supply source that controls, simultaneously, the error amplifier sensing input and output terminals, having synchronization inputs and outputs; and
a master synchronization system for synchronizing all circuits that generate, buffer or receive voltage ramp, set and reset signals for the reset signal to switch, safely, to a LOW state before the set signal and the PWM logic circuit to deliver square wave pulses signals having any duty cycle ratio between 1% and 100% to the driver circuit.

### Claim 2 (depends on 1)

A system as in claim 1, wherein the oscillator circuit comprises:
a set comparator for providing a set pulse to the PWM logic circuit and for activating a discharge transistor;
a first voltage reference source for the set comparator to deliver the set pulse by comparing an inputted signal with a the first voltage reference;
a reset comparator for ending the set pulse delivered to the PWM logic circuit;
a second voltage reference source for the reset comparator to end the set pulse by comparing an inputted signal with the second voltage reference;
a synchronization comparator providing a synchronization pulse to other circuits of the controller system;
a third voltage reference source for the set comparator to deliver the synchronization pulse by comparing an inputted signal with the third voltage reference;
a set-reset latch for processing the set and reset signals;
a discharging transistor for discharging a capacitor external to the controller system and to create a voltage ramp signal;
a constant current sink for increasing the external capacitor's discharge time precision;
a first synchronization output for pre-setting specific maximum duty cycle ratios; and
a second synchronization output for compensating signals delays that occurs between the controller system's sub circuits.

### Claim 3 (depends on 1)

A system as in claim 1, wherein the voltage ramp buffer circuit comprises:
a gated operational amplifier for buffering the voltage ramp signal;
a diode for the operational amplifier to act as a high gain high precision pull-up transistor;
an input gate for synchronizing the voltage ramp buffer with an external signal and shut-off fast its output voltage, when necessarily.

### Claim 4 (depends on 1)

A system as in claim 1, wherein the voltage ramp buffer circuit comprises:
a gated operational amplifier for buffering the voltage ramp signal;
a transistor for the operational amplifier to act as a high-gain high-precision pull-up transistor; and
a gate input for synchronizing the voltage ramp buffer with an external signal and for quickly shutting off its output voltage.

### Claim 5 (depends on 1)

A system as in claim 1, wherein the voltage ramp buffer circuit comprises:
an operational amplifier for buffering the voltage ramp signal;
a transistor for the operational amplifier to act as a high-gain high-precision pull-up transistor;
a silicon diode for synchronizing the voltage ramp buffer with an external signal and for quickly shutting off its output voltage; and
a resistor for limiting the operational amplifier's output current during the time when its output is shut-off.

### Claim 6 (depends on 1)

A system as in claim 1, wherein the current spike filter circuit, comprises:
a gated operational amplifier for buffering the voltage ramp and current feedback signal; and
a gate input for synchronizing the voltage ramp buffer with an external signal and for quickly shutting off its output voltage to eliminate current spikes and compensate for delays that occur in the circuit.

### Claim 7 (depends on 1)

A system as in claim 1, wherein the current spike filter circuit comprises:
a high-frequency switch for eliminating current signal spikes and for compensating delays that occur in the circuit; and
a resistor for limiting the circuit current during the time the high frequency switch is ON.

### Claim 8 (depends on 1)

A system as in claim 1, wherein the soft start circuit comprises:
an operational amplifier buffer having an input coupled through a silicon diode to a first voltage reference that is also coupled through a very large value first resistor and a capacitor to ground, the operational amplifier also having an output coupled to a gate of a double-emitter PNP transistor, with one emitter coupled to a direct output and the other emitter coupled through a second resistor to a resistive output.

### Claim 9 (depends on 1)

A system as in claim 1, wherein the soft start circuit comprises:
a digital-to-analog converter powered by a first voltage reference and having an input coupled to either of a capacitive input or a high-frequency two-terminals clock, the digital-to-analog converter also having an output coupled to a gate of a double-emitter PNP transistor, with one emitter coupled to a direct output and the other emitter coupled through a resistor to a resistive output.

### Claim 10 (depends on 1)

A system as in claim 1, wherein the PWM Comparator circuit comprises an open-loop gated amplifier and a gate input for signals synchronization.

### Claim 11 (depends on 1)

A system as in claim 1, wherein the PWM Comparator circuit comprises a comparator with a reference input and a resistive signal input.

### Claim 12 (depends on 11)

A system as in claim 11, wherein the PWM Comparator circuit further comprises a set-reset output latch with a set input coupled to the comparator output, an output buffer delay circuit coupled to an output of the latch and feeding back a buffered signal to a control gate of a MOSFET switch whose source/drain terminals sink the resistive signal input of the comparator to ground whenever the MOSFET switch is ON.

### Claim 13 (depends on 1)

A system as in claim 1, wherein the PWM Logic circuit comprises:
a NOR gate providing output pulses to activate the driver circuit; and
a set-reset latch having an output coupled to an input of the NOR gate, coupled to receive set pulses from the oscillator circuit at a set input and to receive reset pulses from the pulse width modulation comparator at a reset input, such that the set-reset latch allows not more than one output pulse to the driver circuit per one oscillator cycle.

### Claim 14 (depends on 13)

A system as in claim 13, wherein the PWM Logic circuit further comprises a synchronization circuit for synchronizing the Set and Rest pulses and a an extra latch circuit coupled from the PWM Logic circuit output to its Set input, comprising a non-inverting buffer a MOSFET transistor and a resistor for allowing fix and variable frequency mode of operations.

### Claim 15 (depends on 13)

A system as in claim 13, wherein the PWM Logic circuit further comprises a synchronization circuit for synchronizing the Set and Rest pulses and a an extra latch circuit coupled from the PWM Logic circuit output to its Set input, comprising an inverting buffer and an two inputs AND gate for allowing fix and variable frequency mode of operations.

### Claim 16 (depends on 1)

A system as in claim 1, wherein the master synchronization system comprises a short time delay circuit inserted into the Set signal circuit for the Rest pulse to have sufficient time to reach its Low logic level before the Set pulse reaches its Low logic level.

### Claim 17 (depends on 1)

A system as in claim 1, wherein the master synchronization system circuit comprises a switching system inserted into Reset signal circuit for forcing the PWM comparator to end its outputted Reset circuit at the same time when the Voltage Ramp signal reaches its maxim voltage amount.

### Claim 18 (depends on 1)

A system as in claim 1, wherein the master synchronization system circuit comprises, simultaneously, a delay circuit inserted in the Set signal circuit and a switching system inserted in the Reset signal circuit for reaching the optimal synchronization between the two signals.

### Claim 19 (depends on 1)

An analog logic bistable system for controlling automation circuits, comprising:
a controller system as in claim 1 for performing the analog logic bistable function;
a first push button switch for Setting the bistable circuit;
a second push button switch for Resetting the bistable circuit; and
a bulb for displaying the bistable circuit output logic state.

### Claim 20 (depends on 1)

An analog logic monostable system for controlling automation circuits, comprising:
a controller system as in claim 1 for performing the analog logic monostable function;
a first push button switch for Setting the monostable circuit; and
a bulb for displaying the monostable circuit output logic state.

### Claim 21 (depends on 1)

An analog logic astable system for controlling automation circuits, comprising:
a controller system as in claim 1 for performing the analog logic astable-Clock function;
a timing circuit comprising a resistor an a capacitor for creating a Voltage Ramp signal;
a second resistor for setting the signal's duty cycle; and
a bulb for displaying the astable circuit output logic state.

### Claim 22 (depends on 1)

An intruder alarm system for securing cars or buildings, comprising:
a controller system as in claim 1 for performing timers, switching and buffering operations;
a soft start circuit for obtaining a first delay in triggering the alarm comprising 2 diodes one resistor and one capacitor;
a first RC timing circuit for obtaining a second delay in triggering the alarm;
a second RC timing circuit for setting the alarm sound and light display lasting period;
a switching circuitry for sensing open doors or windows;
a horn or speaker for acoustic alarm;
a bulb for lighting alarm;
a buffer for connecting the alarm display units to a power source; and
a switch for starting and resetting the alarm.

### Claim 23 (depends on 1)

A battery charger system for lithium-ion batteries, comprising:
a controller system as in claim 1 for performing the high frequency high current operation;
a low current constant current source for providing the conditioning charging operation;
an RC timing circuit for setting the controller's operations frequency;
a sense resistor for limiting the battery charging current down to a pre-established limit;
a buffer circuit for charging the battery with high frequency pulses; and
a hysteresis circuit for shortening the time until the charger cease its operations.

### Claim 24 (depends on 1)

A motor controller system for accurate RPM control of DC motors, comprising:
a controller system as in claim 1 for performing the control and voltage/current sensing operations;
a motor operatively coupled with a tacho-generator for providing accurate feedback in respect to the motor momentary speed;
a timing speed for setting the controller operations frequency;
a compensation circuit for adjusting smoothly the motor speed;
a potentiometer for adjusting, manually the motor speed; and
a resistor and a capacitor circuit for filtrating the high frequency signal delivered to the motor by the controller.

### Claim 25 (depends on 1)

A universal input pulse width modulation converter system operating as any of an off-line AC-to-DC converter, DC-to-DC converter, and a power factor correction circuit, comprising:
a controller system as in claim 1; and
a DC or AC Voltage Generator operatively coupled to an EMI Filter Circuit which is further operatively coupled to a Full-Wave Bridge Rectifier Circuit which is further operatively coupled to a Filtrating Capacitor and a Fixed Frequency Voltage Mode PWM Converter Circuit which converts the un-stabilized input voltage in a stabilized output DC Voltage delivered to a Reactive Load Circuit comprising at least a Bulk Capacitor.

### Claim 26 (depends on 25)

The system of claim 25, wherein said Fixed Frequency Voltage Mode PWM Converter Circuit is controlled by a Fixed Frequency Current Mode PWM Controller Integrated Circuit operating in Voltage Mode by the means of an external Voltage Ramp Driver Circuit.

### Claim 27 (depends on 25)

The system of claim 25, wherein said Fixed Frequency Voltage Mode PWM Converter Circuit is controlled by a system comprising a Under Voltage Lock-Out circuit, a Voltage Reference Circuit, a Driver Circuit, a PWM Logic Circuit, an Oscillator Circuit, a PWM Comparator Circuit, an Error Amplifier having a Compensation Circuit and a Voltage Ramp Driver Circuit in which the Oscillator signal is buffered by a Transistor or an Operational Amplifier.

### Claim 28 (depends on 1)

The system of claim 1, wherein said Fixed Frequency Voltage Mode PWM Converter Circuit is controlled by a system comprising a Under Voltage Lock-Out circuit, a Voltage Reference Circuit, a Driver Circuit, a PWM Logic Circuit, an Oscillator Circuit, a PWM Comparator Circuit, an Error Amplifier having a Compensation Circuit, a Voltage Ramp Driver Circuit in which the Oscillator signal is buffered by a Transistor or an Operational Amplifier, a Soft Start Circuit, a Current Spikes Filter Circuit, and a Synchronization System circuitry able to compensate the delay introduced by the Voltage Drive Circuit and/or the Current Spikes Filter Circuit in such a manner that the Reset pulse delivered by the PWM Comparator Circuit is in LOW state when the SET pulse delivered by the Oscillator Circuit switches to its LOW state.

### Claim 29 (depends on 1)

The system of claim 1 wherein the Fixed Frequency Voltage Mode PWM Converter Circuit includes a Parallel Charge-Series Discharge Snubber Circuit comprising a Current Limiting Coil, a Snubber Capacitor and two diodes circuitry that operatively charge said Snubber Capacitor from said Full-Wave Bridge Rectifier Circuit via said Current Limiting Coil and further efficiently discharge the electrical energy accumulated in said Snubber Capacitor and said Current Limiting Coil into said Reactive Load Circuit.

### Claim 30

A low-cost ultra-versatile pulse width modulation (PWM)-timer controller system to control automations, AC-DC, DC-DC and power factor correction converter circuits, comprising:
an under-voltage lock-out circuit;
a voltage gap reference circuit;
a driver circuit;
a PWM logic circuit that allows for fixed or variable frequency having synchronization inputs and outputs;
an oscillator circuit that generates a voltage ramp signal, a set signal and a synchronization signal;
a voltage ramp buffer circuit that allows for voltage and current mode operations having synchronization inputs and outputs;
a current spike filter circuit having synchronization inputs and outputs;
an error amplifier circuit;
a voltage limiter circuit;
a PWM comparator circuit that generates a reset signal having synchronization inputs and outputs;
a soft start circuit that controls; simultaneously, the error amplifier sensing input and output terminals having synchronization inputs and outputs; and
a master synchronization system synchronizing all circuits that generate, buffer or receive voltage ramp, set and reset signals for the reset signal to switch, safely, to a LOW state before the set signal and the PWM logic circuit to deliver square wave pulses
signals having any duty cycle ratio between 1% and 100% to the driver circuit.

### Claim 31

A universal input pulse width modulation converter system, operating as any of an off-line AC-to-DC converter, a DC-to-DC converter, and a power factor correction circuit, comprising:
a DC or AC voltage generator, operatively coupled to 1) an EMI filter circuit, 2) a full-wave bridge rectifier circuit, and 3) a filtrating capacitor; and
a fixed-frequency voltage-mode PWM converter circuit that converts an un-stabilized input voltage into a stabilized output DC Voltage delivered to a reactive load circuit that includes at least a bulk capacitor.

### Claim 32 (depends on 31)

The system of claim 31, wherein said fixed-frequency voltage-mode PWM converter circuit is controlled by a fixed-frequency current-mode PWM controller integrated circuit operating in a voltage mode by the means of an external voltage ramp driver circuit.

### Claim 33 (depends on 31)

The system of claim 31, wherein said fixed-frequency voltage-mode PWM converter circuit is controlled by a system comprising an under-voltage lock-out circuit, a voltage reference circuit, a driver circuit, a PWM logic circuit, an oscillator circuit, a PWM comparator circuit, an error amplifier having a compensation circuit and a voltage ramp driver circuit in which an oscillator signal is buffered by a transistor or an operational amplifier.

### Claim 34 (depends on 31)

The system of claim 31, wherein said fixed-frequency voltage-mode PWM converter circuit is controlled by a system comprising an under-voltage lock-out circuit, a voltage reference circuit, a driver circuit, a PWM logic circuit, an oscillator circuit, a PWM comparator circuit, an error amplifier having a compensation circuit, a voltage ramp driver circuit in which the oscillator signal is buffered by a transistor or an operational amplifier, a soft start circuit, a current spikes filter circuit, and a synchronization system circuitry able to compensate the delay introduced by the voltage drive circuit and/or the current spikes filter circuit in such a manner that the reset pulse delivered by the PWM comparator circuit is in LOW state when the SET pulse delivered by the oscillator circuit switches to its LOW state.

### Claim 35 (depends on 31)

The system of claim 31, wherein the fixed-frequency voltage-mode PWM converter circuit includes a parallel charge-series discharge snubber circuit comprising a current limiting coil, a snubber capacitor and two diodes circuitry that operatively charge said snubber capacitor from said full-wave bridge rectifier circuit via said current limiting coil and further efficiently discharge the electrical energy accumulated in said snubber capacitor and said current limiting coil into said reactive load circuit.