System and method for optimizing electrical power consumption
AssigneeSTMicroelectronics Pvt. Ltd.
InventorsSanthosh SUBRAMANIAN, Rajeev Kapoor
Life of this patent
Estimating the term…
Abstract
A system and a method for optimizing power in an electronic device are described. The system may be used to implement low power techniques to achieve maximum performance with low battery utilization. A processing load level monitor monitors load(s) on processors. Processor frequencies are updated through the driver until the load is close to 100%, which means that the core frequency is changed to the load processor around 100% at the minimum possible frequency.
Claims26
A system comprising a device for optimizing consumption of electrical power, said device comprising:
- a processor block;
- a processing load level monitor coupled to said processor block;
- and
- an operating frequency and/or voltage adjustor coupled to the output of said load level monitor and to the processor block.
A device for optimizing consumption of electrical power, said device comprising:
- a processor block;
- a processing load level monitor coupled to said processor block;
- and
- an operating frequency and/or voltage adjustor coupled to the output of said load level monitor and to the processor block.
A method for optimizing consumption of electrical power comprising:
- monitoring a processing load level;
- and
- adjusting operating frequency and/or voltage.
A multimedia system comprising a device for optimizing consumption of electrical power, said device comprising:
- a processor block;
- a processing load level monitor coupled to said processor block;
- and
- an operating frequency and/or voltage adjustor coupled to the output of said load level monitor and to the processor block.
Dependencies are inferred from the claim text.