Method and system for encoded video compression
AssigneeNVIDIA Corporation
InventorJaijith K. Radhakrishnan
Life of this patent
Estimating the term…
Abstract
Embodiments of the claimed subject matter provide a method and system for performing data compression by encoding input into Exp-Golomb code. In one embodiment, data compression of data input is achieved via encoding as unsigned Exp-Golomb code. The method is achieved by converting the input, determining the position of the most significant bit in the converted input having a non-zero value (MSB), deriving information from the position of the MSB and arithmetically encoding the information to derive a compressed output.
Claims20
A method for compressing unsigned input of data as unsigned Exp-Golomb Code, said method comprising:
- receiving an input comprising a binary data, said input having a first length;
- converting said input into a shifted input;
- determining a most significant bit (MSB) location for said shifted input;
- deriving a plurality of information corresponding to said input from said MSB location;
- and
- arithmetically encoding said plurality of information to derive a compressed output, said compressed output having a code length equal to or less than said first length.
A method for compressing signed input of data, said method comprising:
- receiving an input comprising a binary data, said input having a first length;
- converting said input into an absolute value of said input;
- referencing said absolute value of said input in a look-up table;
- deriving a plurality of information corresponding to said absolute value of said input from said look-up table;
- and
- arithmetically encoding said plurality of information to derive a compressed output, said compressed output having a code length equal to or less than said first length.
A circuit for converting data, said circuit comprising:
- an incrementer coupled to receive an input binary value and add to it;
- a shifter coupled to an output of said incrementer to shift it;
- a look-up table coupled to an output of said shifter for generating a code length output and a second output and a third output and a fourth output;
- a subtractor, a barrel shifter and an OR gate coupled to said output of said incrementor and said second, third and fourth output of said look-up table for generating a code output value, wherein said code length output corresponds to said code output value.
Dependencies are inferred from the claim text.