Buffer with remote cascode topology
AssigneeZeroG Wireless, Inc.
InventorsStanley Bo-Ting Wang, Honglei Wu, Thomas Lee
Life of this patent
Estimating the term…
Loading patent…
AssigneeZeroG Wireless, Inc.
InventorsStanley Bo-Ting Wang, Honglei Wu, Thomas Lee
Estimating the term…
A buffer circuit is described for buffering signals between a circuit element and a load. The buffer includes a main transistor and a cascode transistor, as well as a distribution line for transferring signals over a distance between the circuit element and the load. The buffer is arranged in a remote cascode topology such that the cascode transistor is located substantially adjacent to the load and remote from the main transistor. The distribution line transfers signals over the distance from the main transistor to the cascode transistor. This remote cascode topology makes it possible to significantly reduce the power consumption of the buffer—as compared to conventional buffers—while maintaining the maximum bandwidth possible.
A method of buffering a signal between a circuit element and a load with a cascode buffer, comprising the steps of:
A transmitter, comprising:
A communications terminal, comprising:
Dependencies are inferred from the claim text.