Enhanced efficiency low-dropout linear regulator and corresponding method
AssigneeSTMicroelectronics Design and Apparatus s.r.o.
InventorKarel NAPRAVNIK
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTMicroelectronics Design and Apparatus s.r.o.
InventorKarel NAPRAVNIK
Estimating the term…
A low-dropout linear regulator includes an error amplifier which includes a cascaded arrangement of a differential amplifier and a gain stage. The gain stage includes a transistor driven by the differential amplifier to produce at a drive signal for an output stage of the regulator. The transistor is interposed over its source-drain line between a first resistive load included in a RC network creating a zero in the open loop gain of the regulator, and a second resistive load to produce a drive signal for the output stage of the regulator. The second resistive load is a non-linear compensation element to render current consumption linearly proportional to the load current to the regulator. The first resistive load is a non-linear element causing the frequency of said zero created by the RC network to decrease as the load current of the regulator decreases.
A low-dropout linear regulator comprises:
A method of operating a low-dropout linear regulator including an error amplifier including a cascaded arrangement of a differential amplifier and a gain stage, including driving at least one transistor in said gain stage by means of said differential amplifier to produce at least one drive signal for an output stage of the regulator, wherein said at least one transistor is interposed over its source-drain line between:
Dependencies are inferred from the claim text.