Data correction circuit and semiconductor integrated circuit
AssigneeKabushiki Kaisha Toshiba
InventorYoshihisa Arai
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorYoshihisa Arai
Estimating the term…
A data correction circuit according to an embodiment of the present invention is configured to correct data stored in a non-rewritable nonvolatile memory. The correction circuit includes an address register configured to store an address indicating a correction point of the nonvolatile memory, a data register configured to store correction data for the nonvolatile memory, a comparator configured to compare a read address indicating a read position from the nonvolatile memory and the address stored in the address register, and to output a comparison result of the read address and the address stored in the address register, and a selector configured to select one of read data from the nonvolatile memory and the correction data stored in the data register, according to the comparison result, and to output the selected data.
A data correction circuit for correcting data stored in a non-rewritable nonvolatile memory, the correction circuit comprising:
A semiconductor integrated circuit including a processor, the integrated circuit comprising:
Dependencies are inferred from the claim text.