Multilevel memory cell operation
AssigneeMicron Technology, Inc.
InventorsAkira Goda, Seiichi Aritome
Life of this patent
Estimating the term…
Abstract
One or more embodiments of the present disclosure provide methods, devices, and systems for operating non-volatile multilevel memory cells. One method embodiment includes programming a memory cell to one of a number of different threshold voltage (Vt) levels, each level corresponding to a program state. The method includes programming a reference cell to a Vt level at least as great as an uppermost Vt level of the number of different Vt levels, performing a read operation on the reference cell, and determining a number of read reference voltages used to determine a particular program state of the memory cell based on the read operation performed on the reference cell.
Claims20
A memory device, comprising:
- an array of memory cells having a number of memory cells, including a number of reference cells;
- and
- control circuitry coupled to the array and configured to:
- perform a read operation on the number of reference cells, wherein the read operation includes:
- applying a particular read reference voltage to a row select line to which the number of reference cells are coupled;
- and
- sensing a cumulative amount of sense line current associated with the number of reference cells;
- and
- adjusting at least one of a number of initial read reference voltages used to determine a particular program state of the number of memory cells based on the cumulative amount of sense line current.
A memory device, comprising:
- an array of memory cells having a number of memory cells, including a number of reference cells;
- and
- control circuitry coupled to the array and configured to:
- determine an amount of the number of reference cells which conduct current upon application of a particular read reference voltage to a row select line to which the number of reference cells are coupled;
- and
- adjust at least two of a number of initial read reference voltages used to determine a particular program state of the number of memory cells based on the determined amount of the number of reference cells which conduct current upon application of the particular read reference voltage.
The memory device of claim. 7, wherein the control circuitry is configured to program one of the number of memory cells to the one of a number of different Vt levels prior to programming one of the number of reference cells.
A memory device, comprising:
- an array of memory cells having a number of memory cells, including a number of reference cells;
- and
- control circuitry coupled to the array and configured to:
- perform a read operation on the number of reference cells;
- adjust at least one of a number of initial read reference voltages used to determine a particular program state of the number of memory cells based on the read operation performed on the number of reference cells;
- and
- perform a read operation on a number of memory cells coupled to a selected row select line, the read operation including:
- applying a first pass through voltage to a row select line to which the number of reference cells are coupled;
- applying one of the adjusted read reference voltages to the selected row select line;
- and
- applying a second pass through voltage, lower than the first pass through voltage, to at least one unselected row select line of the array.
A method for operating a memory device, comprising:
- programming a number of memory cells to one of a number of different threshold voltage (Vt) levels, each level corresponding to a program state;
- programming a number of reference cells to a Vt level at least as great as an uppermost Vt level of the number of different Vt levels;
- performing a read operation on the number of reference cells;
- and
- determining a number of read reference voltages used to determine a particular program state of the memory cell based on the read operation performed on the number of reference cells.
Dependencies are inferred from the claim text.