Back to results
US 2010/0134451 A1Published application
Liquid crystal display device and driving method thereof
AssigneeLG Display Co., Ltd.
InventorsSoondong Cho, Hyuntaek Nam, Jeongho Kang, Jongwoo Kim
Life of this patent
Estimating the term…
Abstract
A liquid crystal display device and a driving method thereof capable of simplifying of a hardware construction of the liquid crystal display device driven by the impulsive driving method and minimizing capacitance of memory for storing data are provided.
Claims10
A liquid crystal display device comprising:
- a liquid crystal display panel on which a plurality of data lines and a plurality of gate lines cross each other, and having a common electrode;
- a timing controller for generating a gate timing control signal and a data timing signal, wherein the gate timing control signal includes a first gate start pulse, a second gate start pulse, a gate shift clock, a first gate output enable signal and a second gate output enable signal, and wherein the data timing signal includes a first source output enable signal and a second source output enable signal;
- a data driving circuit for supplying positive polarity/negative polarity analog video data voltages to the data lines video when the first and second source output enable signals are input thereto at a same logic level, and supplying positive polarity/negative polarity black voltages to the data lines in response to a pulse of the second source output enable signal;
- a first gate drive IC for shifting the first gate start pulse in accordance with the gate shift clock, and sequentially supplying first gate pulses which are synchronized with the positive polarity/negative polarity analog video data voltages to the gate lines included a first block of the liquid crystal display panel during a low logic period of the first gate output enable signal;
- and
- a second gate drive IC for shifting a first carry signal supplied from the first gate drive IC in accordance with the gate shift clock and sequentially supplying second gate pulses which are synchronized with the positive polarity/negative polarity black voltages to the gate lines included a second block of the liquid crystal display panel during a low logic period of the second gate output enable signal.
3 more elements
A method of driving a liquid crystal display device comprising a liquid crystal display panel on which a plurality of data lines and a plurality of gate lines cross each other and having a common electrode, the method comprising:
- generating a gate timing control signal and a data timing control signal, wherein the gate timing control signal including a first gate start pulse, a second gate start pulse, a gate shift clock, a first gate output enable signal and a second gate output enable signal, and wherein the data timing control signal including a first source output enable signal and a second source output enable signal;
- supplying positive polarity/negative polarity analog video data voltages to the data lines video data voltage to the data lines when the first and second source output enable signals are input at a same logic level, and supplying positive polarity/negative polarity black voltages to the data lines in response to a pulse of the second source output enable signal by using a data driving circuit;
- shifting the first gate start pulse in accordance with the gate shift clock and sequentially supplying first gate pulses which are synchronized with the positive polarity/negative polarity analog video data voltages to the gate lines included a first block of the liquid crystal display panel during a low logic period of the first gate output enable signal by using a first gate drive IC;
- and
- shifting a first carry signal supplied from the first gate drive IC in accordance with the gate shift clock, and sequentially supplying second gate pulses which are synchronized with the positive polarity/negative polarity black voltages to the gate lines included a second block of the liquid crystal display panel during a low logic period of the second gate output enable signal by using a second gate drive IC.
2 more elements
Dependencies are inferred from the claim text.