Back to results
US 2010/0077399 A1Published application
Methods and Systems for Allocating Interrupts In A Multithreaded Processor
AssigneeQUALCOMM Incorporated
InventorsErich James Plondke, Lucian Codrescu
Life of this patent
Estimating the term…
Abstract
A multithreaded processor capable of allocating interrupts is described. In one embodiment, the multithreaded processor includes an interrupt module and threads for executing tasks. The interrupt module can identify a priority for each thread based on a task priority for tasks being executed by the threads and assign an interrupt to a thread based at least on its priority.
Claims20
A multithreaded processor comprising:
- a plurality of threads, each of the plurality of threads capable of executing a task;
- and
- an interrupt module configured to identify a priority for each of the plurality of threads and assign an interrupt to one of the plurality of threads based at least on the priority of the one of the plurality of threads.
A method comprising:
- executing a first task on a first thread;
- executing a second task on a second thread;
- determining a first priority for the first thread based on a priority of the first task;
- determining a second priority for the second thread based on a priority of the second task;
- receiving an interrupt having an interrupt priority;
- and
- allocating the interrupt based on the interrupt priority, first priority, and second priority.
4 more elements
A processor unit comprising:
- an execution module comprising:
- a first thread configured to execute a first task associated with a first priority;
- a first register configured to store a first thread priority corresponding to the first priority;
- a second thread configured to execute a second task associated with a second priority;
- and
- a second register configured to store a second thread priority corresponding to the second priority;
- and
- an interrupt module configured to receive an interrupt and determine an allocation for the interrupt based in part on the first thread priority and the second thread priority.
5 more elements
Dependencies are inferred from the claim text.