Unified memory architecture and display controller to prevent data feed under-run
AssigneeFreescale Semiconductor, Inc.
InventorsRoman Mostinski, Mikhail Bourgart, Edward Vaiberman
Life of this patent
Estimating the term…
Loading patent…
AssigneeFreescale Semiconductor, Inc.
InventorsRoman Mostinski, Mikhail Bourgart, Edward Vaiberman
Estimating the term…
A display controller for controlling data in an isochronous display where fluctuation of data feed latency occurs, the display controller including an input memory which receives pixel data and transmits the pixel data through a main route and a secondary route; wherein pixel data is transmitted through the main route and is processed for delivery to the display in a predetermined manner; characterised in that the secondary route comprises a memory for storing a two-dimensional section of the pixel data that corresponds at least in part to the pixel data being transmitted through the main route at that time; further characterised in that the display controller includes a detector for identifying a data feed latency event and in response there to switching the transmission of the pixel data to the secondary route and processing the pixel data through secondary route for delivery to the display such that when a data feed latency event occurs the stored two-dimensional section of the pixel data from the secondary route is displayed on the display.
A display controller for controlling data in an isochronous display where fluctuation of data feed latency occurs, the display controller comprising:
A method for controlling data in an isochronous display where fluctuation of data feed latency occurs, the method comprising:
A computer program comprising instructions that when said computer program is executed on a computer system carries out a method for controlling data in an isochronous display where fluctuation of data feed latency occurs, the method comprising:
Dependencies are inferred from the claim text.