Differential signal driven direct-current voltage generating device
AssigneeNational Taiwan University
InventorsSebastian Hoppner, Zuo-Min Tsai, Huei Wang
Life of this patent
Estimating the term…
Loading patent…
AssigneeNational Taiwan University
InventorsSebastian Hoppner, Zuo-Min Tsai, Huei Wang
Estimating the term…
A differential signal driven direct-current voltage generating device is proposed, which is designed for use with a PLL (phase-locked loop) circuit or a DLL (delay-locked loop) circuit system for generating an output of a direct-current (DC) voltage in response to a pair of differential signals, such as phase-difference signals; and which is characterized by the utilization of a capacitor-switched voltage doubler for doubling the output voltage of a charge pump so that the doubled voltage can be used as a control voltage for a PLL-VCO (voltage-controlled oscillation) or a DLL-VCDL (voltage-controlled delay line) circuit for generation of an output oscillating signal with a wider frequency range.
A differential signal driven direct-current voltage generating device for integration to a circuit system for generating an output of a direct-current (DC) voltage in response to a pump-up enable signal and a pump-down enable signal, which comprises:
A differential signal driven direct-current voltage generating device for integration to a circuit system for generating an output of a direct-current (DC) voltage in response to a pump-up enable signal and a pump-down enable signal, which comprises:
A differential signal driven direct-current voltage generating device for integration to a PLL (phase-locked loop) circuit system having a VCO (voltage-controlled oscillation) circuit, a frequency divider, and a phase detector, for generating an output of a direct-current (DC) voltage in response to a pump-up enable signal and a pump-down enable signal from the phase detector;
A differential signal driven direct-current voltage generating device for integration to a DLL (delay-locked loop) circuit system having a VCDL (voltage-controlled delay line) circuit and a phase detector, for generating an output of a direct-current (DC) voltage in response to a pump-up enable signal and a pump-down enable signal from the phase detector;
Dependencies are inferred from the claim text.