Back to results
US 2010/0073029 A1Published application
Complementary Energy Path Adiabatic Logic
AssigneeChang Gung University
InventorsCi-Tong Hong, Cihun-Siyong Gong, Chun-Hsien Su, Muh-Tian Shiue, Kai-Wen Yao
Life of this patent
Estimating the term…
Abstract
A complementary energy path adiabatic logic (CEPAL) includes an evaluation network and a power clock network. The evaluation network is a logic circuit composed of P-type MOS transistors and N-type MOS transistors. The power clock network includes a P-type and N-type MOS transistors and additional P-type and N-type MOS transistors, with each of the transistors involved in the power clock network acting as an active diode.
Claims8
A complementary energy path adiabatic logic, comprising:
- a power clock network comprising at least one stage including a P-type MOS transistor member, an N-type MOS transistor member, a first P-type MOS transistor, a first N-type MOS transistor, a second N-type MOS transistor, and a second P-type MOS transistor;
- an evaluation network comprising at least one stage including a P-type MOS transistor element and an N-type MOS transistor element, with the evaluation network being connected to an output of the at least one stage of the power clock network;
- a power clock connected to inputs of the first P-type MOS transistor and the second N-type MOS transistor;
- and
- an inverted complementary power clock connected to inputs of the second P-type MOS transistor and the first N-type MOS transistor,
- wherein an output of the first P-type MOS transistor is connected to an output of the second P-type MOS transistor, an output of the first N-type MOS transistor is connected to an output of the second N-type MOS transistor, the output of the first P-type MOS transistor is connected to a last stage of the at least one stage of the power clock network, and the output of the first N-type MOS transistor is connected to the last stage of the at least one stage of the power clock network;
- and
- wherein the evaluation network evaluates the output of the at least one stage of the power clock network as the power clock and the inverted complimentary power clock operate.
5 more elements
Dependencies are inferred from the claim text.