Spin transistor, integrated circuit, and magnetic memory
AssigneeKabushiki Kaisha Toshiba
InventorsTomoaki INOKUCHI, Takao Marukame, Mizue Ishikawa, Hideyuki Sugiyama, Yoshiaki Saito
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsTomoaki INOKUCHI, Takao Marukame, Mizue Ishikawa, Hideyuki Sugiyama, Yoshiaki Saito
Estimating the term…
A spin transistor includes a first ferromagnetic layer, a second ferromagnetic layer, a semiconductor layer between the first and second ferromagnetic layers, and a gate electrode on or above a surface of the semiconductor layer, the surface being between the first and second ferromagnetic layers. The first ferromagnetic layer comprises a ferromagnet which has a first minority spin band located at a high energy side and a second minority spin band located at a low energy side, and has a Fermi level in an area of the high energy side higher than a middle of a gap between the first and second minority spin bands.
A spin transistor comprising:
A spin transistor comprising:
A spin transistor comprising:
Dependencies are inferred from the claim text.