Apparatus and method for managing a microprocessor providing for a secure execution mode
AssigneeVIA Technologies, Inc.
InventorsG. Glenn Henry, Terry Parks
Life of this patent
Estimating the term…
Loading patent…
AssigneeVIA Technologies, Inc.
InventorsG. Glenn Henry, Terry Parks
Estimating the term…
An apparatus providing for a secure execution environment including a microprocessor and a secure non-volatile memory. The microprocessor executes non-secure application programs and a secure application program. The non-secure application programs are accessed from a system memory via a system bus. The secure application program executes in a secure execution mode. The microprocessor has secure execution mode logic that monitors conditions corresponding to the microprocessor associated with tampering, and causes the microprocessor to transition to a degraded operating mode from the secure execution mode following detection of a first one or more of the conditions. The degraded operating mode exclusively provides for execution of BIOS instructions. The secure non-volatile memory is coupled to the microprocessor via a private bus, stores the secure application program. Transactions over the private bus are isolated from the system bus and corresponding system bus resources within the microprocessor.
An apparatus providing for a secure execution environment, comprising:
A microprocessor apparatus, for executing secure code within a secure execution environment, the microprocessor apparatus comprising:
A method for executing secure code within a secure execution environment, the method comprising:
The apparatus as recited in claim 22, wherein, upon successful erasure of the data area and logging of the detection, completing said first transitioning.
Dependencies are inferred from the claim text.