Electronic apparatus and bit error rate tolerance method for programming non-volatile memory devices
AssigneeBPM Microsystems
InventorsBrandon L. White, Danny Tjandra
Life of this patent
Estimating the term…
Loading patent…
AssigneeBPM Microsystems
InventorsBrandon L. White, Danny Tjandra
Estimating the term…
The present invention provides an apparatus and method for using a bit error rate tolerance (BERT) technique for high-speed programming of non-volatile electronic memory devices. The device programmer is comprised of an embedded computer system and specialized electronic circuitry to interface to the device to be programmed. According to one aspect of the invention, the device programmer contains digital registers to accumulate the number of incorrect data bits encountered during the verification of the device programming operation. A field-programmable input to the device programmer specifies the BERT to be allowed at precise intervals within the device. Devices that are found to exceed the specified BERT shall be rejected.
A method for using a bit error rate tolerance technique during high-speed programming of non-volatile memory devices, the method comprising:
A device programmer apparatus for programming a non-volatile memory device, the apparatus comprising:
A computer readable medium with computer-executable code comprising:
Dependencies are inferred from the claim text.