System and Method of Resistance Based Memory Circuit Parameter Adjustment
AssigneesQUALCOMM Incorporated, Yonsei University
InventorsSeong-Ook Jung, Jisu Kim, Jee-Hwan Song, Seung H. Kang, Sei Seung Yoon
Life of this patent
Estimating the term…
Loading patent…
AssigneesQUALCOMM Incorporated, Yonsei University
InventorsSeong-Ook Jung, Jisu Kim, Jee-Hwan Song, Seung H. Kang, Sei Seung Yoon
Estimating the term…
Systems and methods of resistance based memory circuit parameter adjustment are disclosed. In a particular embodiment, a method of determining a set of parameters of a resistance based memory circuit includes selecting a first parameter based on a first predetermined design constraint of the resistance based memory circuit and selecting a second parameter based on a second predetermined design constraint of the resistance based memory circuit. The method further includes performing an iterative methodology to adjust at least one circuit parameter of a sense amplifier portion of the resistance based memory circuit by selectively assigning and adjusting a physical property of the at least one circuit parameter to achieve a desired sense amplifier margin value without changing the first parameter or the second parameter.
A method of determining a set of parameters of a resistance based memory circuit, the method comprising:
A method of determining a set of parameters, the method comprising:
A processor readable medium having processor instructions that are executable to cause a processor to:
Dependencies are inferred from the claim text.