# US 2009/0260868 A1 · Printed circuit board and method of manufacturing the same

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 2009/0260868 A1
- Document ID: US20090260868A1
- Status: Published application
- Kind: A1
- Application number: 12/215,413
- Filed: 2008-06-27
- Published: 2009-10-22
- Earliest claimed: 2008-04-18
- Assignees: Samsung Electro-Mechanics Co., Ltd.
- Inventors: Chang Gun Oh; Mi Sun Hwang; Suk Won Lee
- Web page: https://patentgrep.com/patent/US20090260868A1

## CPC

- H05K 3/4647: {by applying an insulating layer around previously made via studs}
- H05K 3/108: {by semi-additive methods; masks therefor (characterised by metallic etch mask H05K3/062; electroplating methods or apparatus H05K3/241)}
- H05K 3/423: {characterised by electroplating method}
- H05K 3/426: {initial plating of through-holes in substrates without metal}
- H05K 2201/09536: Buried plated through-holes, i.e. plated through-holes formed in a core before lamination
- H05K 2201/09545: Plated through-holes or blind vias without lands
- H05K 2203/0574: Stacked resist layers used for different processes
- H05K 2203/0733: Method for plating stud vias, i.e. massive vias formed by plating the bottom of a hole without plating on the walls
- Y10T 29/49165: by forming conductive walled aperture in base
- H05K: PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- Y10T: TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION

## Abstract

The printed circuit board includes the via formed with the electroplating layer unlike a conventional via formed with an electroless plating layer and an electroplating layer and having a cylindrical shape, and thus exhibits good interlayer electrical connection and high reliability of physical contact upon thermal stress caused by the variance in physical properties of material depending on changes in temperature. The via has no upper land, and thus a fine circuit pattern of the circuit layer can be formed on the via.

## Claims

### Claim 1

A printed circuit board, comprising an insulating layer, a land formed under the insulating layer, a circuit pattern formed on the insulating layer, and a via for electrically connecting the land and the circuit pattern,
wherein the land includes a seed layer and a first electroplating layer having one surface in contact with the seed layer and the other surface connected to the via, and the via is formed with a second electroplating layer.

### Claim 2 (depends on 1)

The printed circuit board as set forth in claim 1, wherein the via has a cylindrical shape.

### Claim 3 (depends on 1)

The printed circuit board as set forth in claim 1, wherein a width of the circuit pattern is smaller than a diameter of the via.

### Claim 4

A method of manufacturing a printed circuit board, comprising:
(A) forming a seed layer on an entire surface of a core substrate having an insulating material;
(B) forming a first resist layer, having an opening for a first circuit layer including a land of a via, on the seed layer,
(C) plating the opening, thus forming the first circuit layer,
(D) forming a second resist layer having a via hole on the first circuit layer so that the land is exposed;
(E) plating the via hole, thus forming a via;
(F) removing the first resist layer and the second resist layer, and exposing the insulating material of the core substrate corresponding to a portion where the first circuit layer is not provided;
(G) forming an insulating layer on the first circuit layer; and
(H) forming a second circuit layer, including a circuit pattern which is connected to an upper surface of the via, on the insulating layer.

### Claim 5 (depends on 4)

The method as set forth in claim 4, wherein, in the (H), a line width of the circuit pattern which is connected to the upper surface of the via is smaller than a diameter of the via.

### Claim 6 (depends on 4)

The method as set forth in claim 4, further comprising removing a portion of the insulating layer in a thickness direction so that an upper surface of the via is exposed from the insulating layer, after forming the insulating layer.

### Claim 7 (depends on 4)

The method as set forth in claim 4, wherein the second resist layer has a thickness greater than 30 μm.

### Claim 8 (depends on 4)

The method as set forth in claim 4, wherein the core substrate is a resin substrate, a single-sided laminate, or a double-sided laminate.

### Claim 9 (depends on 4)

The method as set forth in claim 4, wherein the (A) to the (H) are performed using a substrate manufactured through the (A) to the (G) as the core substrate in the (A).