Phase-change random access memories capable of suppressing coupling noise during read-while-write operation

Abstract

A semiconductor memory device includes at least one write global bit line connected to a plurality of local bit lines and at least one read global bit line connected to the local bit lines. The phase-change memory device having the write global bit line and the read global bit line suppress coupling noise generated during a read-while-write operation.

Dependencies are inferred from the claim text.