Power safe translation table operation in flash memory
AssigneeSpansion LLC
InventorsWilliam Kern, Chih Hsueh, Ping Hou
Life of this patent
Estimating the term…
Abstract
Systems and/or methods that provide for the accuracy of address translations in a memory system that decouples the system address from the physical address. Address-modifying transactions are recorded in a non-volatile write buffer to couple the last-in-time translation physical address/location with the current translated physical location/address. In addition, integrity check protection may be applied to the translation and to the written data to limit the amount of data that may be lost in the event of a failure/error occurring during the write operation. Transaction recording and integrity check protection allows for recovery of write operations that may not have fully completed due to the failure/error.
Claims20
A memory system that insures data recovery in the event of a memory operation failure, comprising:
- a volatile memory;
- a non-volatile memory in communication with the volatile memory;
- an address translation table stored in at least one of the volatile memory or the non-volatile memory, wherein the address translation table is operable for decoupling a system address from a physical address during a memory write operation;
- and
- a write buffer located in the non-volatile memory operable for storing one or more address-modifying transactions that occur during a memory write operation that implements the address translation table.
A method for insuring data recovery in the event of a memory operation failure in a non-volatile memory system, comprising:
- providing for an address translation table that is operable for decoupling a system address from a physical address during a memory write operation;
- performing a system address to physical address re-mapping during a write operation using the address translation table;
- and
- storing one or more address-modifying transactions that occur during the write operation in a non-volatile write buffer.
Dependencies are inferred from the claim text.