Techniques for Incorporating Timing Jitter and/or Amplitude Noise into Hardware Description Language-based Input Stimuli
AssigneeMicron Technology, Inc.
InventorTimothy M. Hollis
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorTimothy M. Hollis
Estimating the term…
Methods for generating waveforms with realistic transitions, controllable timing jitter, and controllable amplitude noise in a computer-based simulation environment are disclosed. A first method includes obtaining signal information for one or more parallel data signals. In one embodiment, signal information for the one or more parallel data signals is mapped from an HDL format to a new time scale, and during this operation, timing jitter is added independently to the parallel data signals. These jittery parallel data signals may then be returned to the original HDL format, or another format, for simulation. In another embodiment, rather than mapping to a single time vector, information from each signal is modified to have a time scale commensurate with noise and jitter to be added. Timing jitter is superimposed onto each transition, rise and fall times are incorporated, and missing voltage and timing information for each data signal is interpolated into vectors representing the signals. Each data signal may additionally be scaled to one or more true voltage values and filtered. Finally, amplitude noise is added to each signal, and one or more final signals are output to a desired format for simulation.
A method implementable in a computer system for generating a simulatable vector from an input vector comprising a plurality of timing values denoting differences in time between transitions in a signal and logic values associated with the transitions, comprising:
A method implementable in a computer system for generating a simulatable vector from an input vector comprising a plurality of timing values and logic values associated with the transitions, comprising:
A method implementable in a computer system for generating a simulatable vector from an input vector comprising a plurality of timing values denoting differences in time between transitions in a signal and logic values associated with those transitions, comprising:
A computer-readable medium containing instructions for generating a simulatable vector in a computer system from an input vector comprising a plurality of timing values denoting differences in time between transitions in a signal and logic values associated with those transitions, comprising:
A computer-readable medium containing instructions for generating a simulatable vector in a computer system from an input vector comprising a plurality of timing values denoting differences in time between transitions in a signal and logic values associated with those transitions, comprising:
Dependencies are inferred from the claim text.