Semiconductor memory device suitable for interconnection in a ring topology
AssigneeConversant Intellectual Property Management Inc.
InventorHakJune OH
Life of this patent
Estimating the term…
Loading patent…
AssigneeConversant Intellectual Property Management Inc.
InventorHakJune OH
Estimating the term…
A semiconductor memory device, which comprises: memory; a plurality of inputs for receiving a command latch enable signal, an address latch enable signal, an information signal and a select signal indicative of whether the memory device has been selected by a controller; a plurality of outputs for releasing a set of output signals towards a next device; control circuitry; and bypass circuitry. When the select signal is indicative of the memory device having been selected by the controller, the control circuitry is configured to interpret the information signal based on the command latch enable signal and the address latch enable signal. When the select signal is indicative of the memory device not having been selected by the controller, the bypass circuitry is configured to transfer the command latch enable signal, the address latch enable signal and the information signal to the outputs of the memory device.
A semiconductor memory device, comprising:
A method, comprising:
A system, comprising:
A method, comprising:
Dependencies are inferred from the claim text.