Disturb control circuits and methods to control memory disturbs among multiple layers of memory
AssigneeUnity Semiconductor Corporation
InventorRobert Norman
Life of this patent
Estimating the term…
Loading patent…
AssigneeUnity Semiconductor Corporation
InventorRobert Norman
Estimating the term…
Embodiments of the invention relate generally to data storage and computer memory, and more particularly, to systems, integrated circuits and methods for controlling memory disturbs to and among multiple layers of memory that include, for example, third dimensional memory technology. Each layer of memory can include a plurality of non-volatile memory cells that store data as a plurality of conductivity profiles that can be non-destructively read by applying a read voltage across a selected non-volatile memory cell. Data can be written to a selected non-volatile memory cell by applying a write voltage having a predetermined magnitude and polarity across the selected non-volatile memory cell. Stored data is retained in the plurality of non-volatile memory cells in the absence of power.
An integrated circuit comprising:
A method for controlling disturbances of data stored in a memory comprising:
An integrated circuit comprising:
Dependencies are inferred from the claim text.