Optical driver including a multiphase clock generator having a delay locked loop (dll), optimized for gigahertz frequencies
OwnerHo-young Kim, Yong-sub KIMinventors
Life of this patent
Estimating the term…
Loading patent…
OwnerHo-young Kim, Yong-sub KIMinventors
Estimating the term…
An optical (disc) driving system including the DLL based multiphase clock generator circuit capable of generating 32 different phases from input clock having a frequency of 800 MHz or greater. The multiphase clock generator includes on a delay locked loop (DLL) having a frequency divider for outputting an N-divided clock to a first set of M voltage-controlled delay cells within a feedback loop, and further including an identical set of M voltage-controlled delay cells outside of the feedback loop for delaying the undivided clock and for outputting M multiphase clocks. An optical driver circuit of an optical driving system and a method for implementing a write-strategy for preventing “overlapping” of marks written on adjacent grooves on an optical disc. The circuit and method produce multiple write-strategy waveforms (channels) switching at a high resolution (e.g., T/32) in the Gigahertz frequency range.
A delay locked loop (DLL) circuit comprising:
A circuit comprising:
A multiphase clock generator, comprising:
Dependencies are inferred from the claim text.