Circuit arrangement for balancing a resistance circuit
AssigneeAtmel Automotive GmbH
InventorReiner FRANKE
Life of this patent
Estimating the term…
Abstract
A circuit arrangement is provided for balancing a resistance circuit, which has a field-effect transistor as a controllable resistor and a control circuit, by which the field-effect transistor can be controlled with a gate-source voltage so that there is a resistance between a drain electrode and a source electrode of the field-effect transistor in a predefinable ratio to a reference resistor. In a balancing operation mode, a reference current can be set by the drain-source path of the field-effect transistor and by the reference resistor, which depends on a differential voltage between a voltage drop, caused by the reference current at the reference resistor and a voltage drop, caused by the reference current, at the drain-source path of the field-effect transistor.
Claims5
A circuit arrangement for balancing a resistance circuit that has a field-effect transistor as a controllable resistor and a control circuit by which the field-effect transistor is controllable with a gate-source voltage so that there is a resistance between a drain electrode and a source electrode of the field-effect transistor in a predefinable ratio to a reference resistor,
- wherein in a balancing operation mode, a reference current is set by the drain-source path of the field-effect transistor and by the reference resistor, which depends on a differential voltage between a voltage drop caused by the reference current at the reference resistor and a voltage drop caused by the reference current at the drain-source path of the field-effect transistor.
An electronic circuit comprising:
- at least one field-effect transistor as a controllable resistor, which is a component of a resistance network;
- and
- at least one circuit arrangement for balancing the resistance circuit and a control circuit by which the field-effect transistor is controllable with a gate-source voltage so that there is a resistance between a drain electrode and a source electrode of the field-effect transistor in a predefinable ratio to a reference resistor,
- wherein in a balancing operation mode, a reference current is set by the drain-source path of the field-effect transistor and by the reference resistor, which depends on a differential voltage between a voltage drop caused by the reference current at the reference resistor and a voltage drop caused by the reference current at the drain-source path of the field-effect transistor.
Dependencies are inferred from the claim text.