Multi-channel error correction coder architecture using embedded memory
AssigneeSamsung Electronics Co., Ltd.
InventorsNamphil JO, Kyuhyun SHIM, ChangII Son, Sungchung PARK
Life of this patent
Estimating the term…
Abstract
A memory system includes a plurality of memory devices; and a memory controller having a plurality of communication channels for communicating data with the plurality of memory devices. The memory controller includes an error correction encoder that is adapted to encode data to be communicated from the memory controller via the plurality of communication channels, and/or an error correction decoder that is adapted to detect and correct errors in data communicated to the memory controller via the plurality of communication channels.
Claims25
A memory system, comprising:
- a plurality of memory devices;
- and
- a memory controller having a plurality of communication channels for communicating data with the plurality of memory devices, the memory controller comprising an error correction encoder that is adapted to encode data to be communicated from the memory controller via the plurality of communication channels.
A memory system, comprising:
- a plurality of memory devices;
- and
- a memory controller having a plurality of communication channels for communicating data with the plurality of memory devices, the memory controller comprising an error correction decoder that is adapted to detect and correct errors in data communicated to the memory controller via the plurality of communication channels.
In a memory system, a method of processing data to be transmitted from a memory controller to a plurality of memory devices via a plurality of communication channels, the method comprising:
- storing in memory buffers data intended for the plurality of memory devices;
- encoding with a single encoder the data stored in the memory buffers intended for the plurality of memory devices;
- and
- sending the encoded data to the plurality of memory devices via the plurality of communication channels.
In a memory system, a method of processing data to be transmitted from a memory controller to a plurality of memory devices via a plurality of communication channels, the method comprising:
- receiving data intended for the plurality of memory devices;
- encoding with a single encoder the received data intended for the plurality of memory devices;
- storing the encoded data intended for the plurality of memory devices in memory buffers;
- and
- sending the encoded data to the plurality of memory devices via the plurality of communication channels.
Dependencies are inferred from the claim text.