Method and arrangements for memory access
AssigneeOn Demand Microelectronics
InventorAndjelija Savic
Life of this patent
Estimating the term…
Abstract
In one embodiment a multi-input, multi output memory system is disclosed. The system can include a plurality of single ported memory modules, an identifier module to provide an identify to each memory access requests of a plurality of memory access requests. The identity can include a port that receives the memory access request. The system can include a memory access controller coupled to the plurality of single ported memory modules that can control movement of the requests.
Claims20
A memory system comprising:
- a plurality of single ported memory modules;
- an identifier module to identify a memory access request from a plurality of memory access requests based on a port that receives the memory access request;
- a memory access controller coupled to the plurality of single ported memory modules, the memory access controller having a plurality of inputs to accept the plurality of memory requests on a concurrent basis and to prioritize and queue the identified memory access request to one single ported memory module of the plurality of single ported memory modules;
- and
- a router to route results of the memory access request to an output port from a plurality of output ports based on the identity of the memory access request.
A method for operating a memory system comprising:
- receiving a plurality of memory access requests at a plurality of ports;
- tagging the memory access request with a port identifier based on a port in the plurality of ports that the memory access request is received;
- prioritizing the requests;
- detecting addresses of the requests;
- routing one request from the plurality of requests to a single port memory module based on the detected address of the request;
- and
- routing a result of the one request to an output port based on the tagging.
A computer program product comprising a computer useable medium having a computer readable program, wherein the computer readable program when executed on a computer causes the computer to:
- receive a plurality of memory access requests at a plurality of ports;
- assign an identity the memory access request based on a port of the plurality of ports that the memory access request is received;
- prioritize the requests;
- detect addresses of the requests;
- route one request from the plurality of requests to a single port memory module based on the address of the request;
- and
- route a result of the one request to an output port based on the identity.
Dependencies are inferred from the claim text.