Switching circuit
AssigneeKabushiki Kaisha Toshiba
InventorsKatsue Kawakyu, Takayuki Teraguchi
Life of this patent
Estimating the term…
Abstract
A switching circuit is disclosed. The switching circuit is provided with first and second signal terminals, a control terminal, first and second resisters, and a field-effect transistor having a drain, a source, a gate and a back-gate. One end of the first resister is connected with the control terminal. The field-effect transistor is connected between the first and second signal terminals. The gate of the field-effect transistor is connected with the other end of the first resister. The back-gate of the field-effect transistor is connected with one end of the second resister. One of the source and drain of the first field-effect transistor is connected with the other end of the second resister.
Claims19
A switching circuit comprising:
- first and second signal terminals to provide a signal from the first to the second signal terminal;
- a first control terminal to provide a first control signal;
- a first resister, one end of the first resister being connected with the first control terminal;
- a second resister;
- and
- a first field-effect transistor having a source, a drain, a gate and a back-gate to switch the signal, one of the source and drain of the first field-effect transistor being connected with the second signal terminal, the other of the source and drain of the first field-effect transistor being connected with the first signal terminal, the gate of the first field-effect transistor being connected with the other end of the first resister, the back-gate of the first field-effect transistor being connected with one end of the second resister, and one of the source and drain of the first field-effect transistor being connected with the other end of the second resister.
A switching circuit comprising:
- first and second high frequency signal terminals to provide a signal from the first to the second signal terminal;
- a first control terminal to provide first control signal;
- a second control terminal to provide a second control signal;
- a ground terminal;
- a first resister, one end of the first resister being connected with the second control terminal;
- a second resister;
- and
- a first field-effect transistor having a source, a drain and a gate to switch the signal, one of the source and drain of the first field-effect transistor being connected with the second signal terminal, the other of the source and drain of the first field-effect transistor being connected with the first signal terminal, and the gate of the first field-effect transistor receiving the first control signal provided from the first control terminal;
- a second field-effect transistor having a source, a drain, a gate and a back-gate, one of the source and drain of the second field-effect transistor being connected with the first signal terminal, the other of the source and drain of the first field-effect transistor being connected with the ground terminal, the gate of the second field-effect transistor being connected with the other end of the first resister to receive the second control signal provided from the second control terminal, the back-gate of the second field-effect transistor being connected with one end of the second resister, and one of the source and drain of the second field-effect transistor being connected with the other end of the second resister.
A switching circuit comprising:
- a pair of first signal terminals to provide first and second signals respectively;
- a second signal terminal as a common terminal, the second signal terminal selectively receiving the first and second signals from the first signal terminals;
- a first control terminal to provide a first control signal;
- a second control terminal to provide a second control signal;
- a pair of first resisters, one end of each of the first resisters being connected with the first control terminal;
- a pair of second resisters;
- and
- a pair of first field-effect transistors, each of the first field-effect transistors having a source, a drain, a gate and a back-gate, one of the source and drain of each of the first field-effect transistors being connected with the second signal terminal, the other of the source and drain of each of the first field-effect transistors being connected with each of the first signal terminals, the gate of each of the first field-effect transistors being connected with the other end of each of the first resisters, the back-gate of each of the first field-effect transistors being connected with one end of each of the second resisters, and one of the source and drain of each of the first field-effect transistor being connected with the other end of each of the second resisters.
Dependencies are inferred from the claim text.