System and method of tamper-resistant control
OwnerJeffrey Kevin Jeansonneinventor
Life of this patent
Estimating the term…
Abstract
A method of tamper-resistant configuration control for a system, the method comprising reading a flag from a memory of an electronic device, the flag indicating an enable/disable state of at least one component device of the electronic device, setting a register in memory to a disable state for the at least one component device in response to the flag indicating a disabled state for the at least one component device, and locking the register.
Claims20
A method of tamper-resistant configuration control for a system, the method comprising:
- reading a flag from a memory of an electronic device, the flag indicating an enable/disable state of at least one component device of the electronic device;
- setting a register in memory to a disable state for the at least one component device in response to the flag indicating a disabled state for the at least one component device;
- and
- locking the register.
A tamper-resistant configuration system, comprising:
- an electronic device having a memory register comprising at least one flag, the flag indicating an enable/disable state for the at least one component device of the electronic device;
- and
- a firmware configured to read the flag and write-protect the memory register in response to the flag indicating a disable state for the at least one component device.
A computer-readable medium having stored thereon an instruction set to be executed, the instruction set, when executed by a processor, causes the processor to:
- read a flag from memory of an electronic device, the flag indicating an enable/disable state of at least one component device of the electronic device;
- set a register in memory to a disable state for the at least one component in response to the flag indicating a disabled state for the at least one component device;
- and
- lock the register.
Dependencies are inferred from the claim text.