Method and apparatus for net-aware critical area extraction
AssigneeInternational Business Machines Corporation
InventorsEvanthia Papadopoulou, Sarah Braasch, Mervyn Y. Tan
Life of this patent
Estimating the term…
Abstract
In one embodiment, the present invention is a method and apparatus for net-aware critical area extraction. One embodiment of the inventive method for determining the critical area of an integrated circuit includes modeling a net corresponding to the integrated circuit as a graph, where the net is made up of a plurality of interconnected shapes spanning one or more layers of the integrated circuit. All generators for opens are then defined and identified. The Voronoi diagram of the identified generators is computed, and the critical area is computed in accordance with the Voronoi diagram.
Claims33
A method for determining the critical area of an integrated circuit, the method comprising the steps of:
- modeling a net corresponding to the integrated circuit as a graph, the net comprising a plurality of interconnected shapes spanning one or more layers of the integrated circuit;
- identifying at least a subset of generators for opens in the net;
- and
- computing the critical area in accordance with a Voronoi diagram of the identified generators.
A computer readable medium containing an executable program for determining the critical area of an integrated circuit, where the program performs the steps of:
- modeling a net corresponding to the integrated circuit as a graph, the net comprising a plurality of interconnected shapes spanning one or more layers of the integrated circuit;
- identifying at least a subset of generators for opens in the net;
- and
- computing the critical area in accordance with a Voronoi diagram of the identified generators.
Apparatus for determining the critical area of an integrated circuit, the apparatus comprising:
- means for modeling a net corresponding to the integrated circuit as a graph, the net comprising a plurality of interconnected shapes spanning one or more layers of the integrated circuit;
- means for identifying at least a subset of generators for opens in the net;
- and
- means for computing the critical area in accordance with a Voronoi diagram of the identified generators.
Dependencies are inferred from the claim text.