Loading patent…
AssigneeFujitsu Limited
InventorsJunichi Niitsuma, Ryuji Fujita, Kazuhide Tamaki, Takayuki Sasaki
Estimating the term…
Disclosed is a power consumption analysis method capable of reducing an analysis time of power consumption. The method is performed on a design circuit having a characteristic signal for specifying an operating mode of a circuit block and the method comprises the steps of: measuring an operating rate of the characteristic signal in each unit analysis interval for analyzing the power consumption; determining, based on measurement results of the operating rate of the characteristic signal, whether to measure the operating rate of the circuit block whose operating mode is specified by the characteristic signal; and measuring the operating rate of the circuit block only when determined to measure the operating rate of the circuit block.
A method for analyzing power consumption of a semiconductor integrated circuit, the method being performed on a design circuit having a characteristic signal for specifying an operating mode of a circuit block and the method comprising the steps of:
An apparatus for analyzing power consumption of a semiconductor integrated circuit, the apparatus performing the analysis on a design circuit having a characteristic signal for specifying an operating mode of a circuit block and the apparatus comprising:
Dependencies are inferred from the claim text.