Early Read After Write Operation Memory Device, System And Method
AssigneeRambus Inc.
InventorsRichard E. Perego, Frederick A. Ware
Life of this patent
Estimating the term…
Loading patent…
AssigneeRambus Inc.
InventorsRichard E. Perego, Frederick A. Ware
Estimating the term…
A memory device, system and method for allowing an early read operation after one or more write operations is provided according to an embodiment of the present invention. The memory device comprises an interface for providing a first write address, a first write data, and a read address. A memory core is coupled to the interface and includes a first memory section having a first data path and a first address path and a second memory section having a second data path and a second address path. In an embodiment of the present invention, the first data and first address path is independent of the second data and second address path. The first write data is provided on the first data path responsive to the first write address being provided on the first address path while a read data is provided on the second data path responsive to the read address being provided on the second address path.
An integrated circuit memory device comprising:
A semiconductor memory device comprising:
A method of operation in an integrated circuit memory device having a first and second memory bank coupled to an interface, the method comprising:
A method of operation in a semiconductor memory device, the method comprising:
The method of clam 18, further comprising:
An integrated circuit memory device comprising:
Dependencies are inferred from the claim text.