Semiconductor interconnect structure with rounded edges and method for forming the same
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChien-Chang Fang, Li Te Hsu, Chia-Chi Chung
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChien-Chang Fang, Li Te Hsu, Chia-Chi Chung
Estimating the term…
Provided is a semiconductor interconnect structure formed from an original damascene or dual damascene structure. The original damascene or dual damascene structure includes a planar upper surface consisting of planar upper surfaces of conductive structures formed within openings formed in the dielectric, and planar upper surfaces of the dielectric. The original structure is processed using wet or dry etching operations which, by including ion bombardment and/or ion milling characteristics, both etch the upper dielectric surface and round the upper edges of the originally formed interconnect structures that become exposed as the dielectric is etched. Produced is an interconnect structure within an opening formed in a dielectric and which includes an upper portion that extends above the dielectric and includes opposed upper edges that are rounded.
A semiconductor interconnect structure comprising:
A method for forming an interconnect structure within a semiconductor device comprising:
A method for increasing minimum spacing between adjacent formed interconnect structures, said method comprising:
Dependencies are inferred from the claim text.