Cache Memory and Control Method Thereof
AssigneePanasonic Corporation
InventorsHazuki Okabayashi, Ryuta Nakanishi, Tetsuya Tanaka, Shuji Miyasaka
Life of this patent
Estimating the term…
Abstract
A cache memory according to the present invention includes: a W flag setting unit (40) that modifies order data indicating an access order per cache entry that holds a data unit of a cache so as to reflect an actual access order; and a replace unit (39) that selects a cache entry for replacement based on the modified order data and replaces the cache entry.
Claims10
A cache memory which holds, for each cache entry, order data indicating an access order, and which replaces a cache entry that is oldest in the order, the cache entry holding unit data for caching, said cache memory comprising:
- a modification unit operable to modify the order data regardless of an actual access order;
- and
- a selection unit operable to select, based on the modified order data, a cache entry to be replaced.
A control method for controlling a cache memory which holds, in each cache entry, order data indicating an access order, and which replaces a cache entry that is oldest in the order, the cache entry holding unit data for caching, said method comprising:
- a modification step for modifying the order data regardless of an actual access order;
- and
- a selecting step for selecting, based on the modified order data, a cache entry to be replaced.
Dependencies are inferred from the claim text.