Loading patent…
OwnerMark David Bellows, Paul Allen Ganfield +4inventors
InventorsMark David Bellows, Paul Allen Ganfield, Kent Harold Haselhorst, Ryan Abel Heckendorf, Ibrahim Abdel-Rahman Ouda, Tolga Ozguner
Estimating the term…
In a first aspect, a first method of interfacing a processor and memory is provided. The first method includes the steps of (1) providing a computer system including (a) a first memory; (b) a processor adapted to issue a functional command to the first memory; (c) a translation chip; (d) a cache memory coupled to the translation chip; (e) a first link adapted to couple the processor to the translation chip; and (f) a second link adapted to couple the translation chip to the first memory; and (2) calibrating the first link to transmit data between the processor and cache memory. Numerous other aspects are provided.
A method of interfacing a processor and memory, comprising:
An apparatus for interfacing a processor and memory of a computer system, comprising:
A system for interfacing a processor and a memory of a computer system, comprising:
Dependencies are inferred from the claim text.