Chip package and manufacturing method thereof
AssigneeChipMOS Technologies Inc.
InventorsChun-Ying Lin, Ya-Chi Chen, Yu-Ren Chen, I-Hsin Mao
Life of this patent
Estimating the term…
Loading patent…
AssigneeChipMOS Technologies Inc.
InventorsChun-Ying Lin, Ya-Chi Chen, Yu-Ren Chen, I-Hsin Mao
Estimating the term…
A chip package including a thermal enhanced plate, contacts around the thermal enhanced plate and electrically insulated from the thermal enhanced plate, a film-like circuit layer disposed on the contacts and the thermal enhanced plate, a conductive adhesive layer, a first molding, and at least one chip disposed on the film-like circuit layer is provided. The conductive adhesive layer is disposed between the contacts and the film-like circuit layer electrically connected to the contacts through the conductive adhesive layer. The chip has a back surface, an active surface and many bumps disposed thereon, and the chip is electrically connected to the film-like circuit layer via the bumps. The first molding at least encapsulates a portion of the thermal enhanced plate, the conductive adhesive layer, parts of the contacts and at least a portion of the film-like circuit layer. Therefore, heat dissipation efficiency of the light emitting chip package is improved.
A chip package, comprising:
A manufacturing method of a chip package, comprising:
A manufacturing method of a chip package, comprising:
Dependencies are inferred from the claim text.